Abshacl-Noise transfer characteristics of a delay-locked loop and the spur characteristics of a DLL-based frequency synthesizer are analyze$ in this paper. Analysis shows that the DLL itself has no ability to suppress the external noise and the in-lock error greatly allects the output spur of a DLL-based frequency synthesizer. The technique for in-lock error reduction, which employs a highly symmetric charge pump phase comparator, is thus introduced and compared with a conventional one. This technique is verified by the measurement results.
I. INTRODUCTION
PLL-based frequency synthesis technology has been widely used in many years and its theory has been almost fully developed over years. For most applications, PLL designers may resort to available tools and established design rules in their work.
Besides the PLL-based frequency synthesis, DLL-based ones have gained more and more interest in recent years due to the nature of absence of noise accumulation in voltage-controlled delay line. Although some DLL-based frequency synthesizers have been actually designed up to
date [1][2][3][4]
, and their performance shows some improvement, the theoretical treatment of this topic is very limited in the literature and further improvement is still desired. This paper firstly deals with the operating principle of the DLL and its noise performance, then the operating principle of a DLL-based frequency synthesizer is introduced and its output spurs are analyzed theoretically. Finally, the reduction of the in-lock error, which affects the output spur significantly, .is discussed and verified with actual measurement results.
DELAY-LOCKED LOOPS
DLLs are those feedback systems that tune the delay of voltage-controlled delay lines. The DLLs can be used in many applications, such as phase correction, frequency synthesis, clock recovery,' and so on. To analyze the performance of a DLL-based frequency synthesizer, the characteristics of its basic structure, ' a . DLL itself, are analyzed first.
A DLL consists of a voltage-controlled delay line (VCDL) which delays' the.reference signal with the delay controlled by a control voltage. By comparing the phases of the VCDL output and the reference, the delay of the VCDL can be tuned to a predefined value, normally one period of the reference signal. Fig. 1 shows the diagram of denote the edge timing jitter of input and the output of the DLL, u,(n) and y(n) denote the variation of the outputs of PD and charge pump respectively. N(n) denotes additional noise. Ideally, all of them should be zero when the loop is in lock. Firstly, the N(n) is assumed to be zero, and the jitter transfer function can be derived as follows, For the VCDL, the transfer characteristic is, 
u2(n) =u2(n -1) +Kcp , u , ( n ) z-domain, the jitter transfer function can be obtained,
Where K is the loop gain and
.
With z = ellV , the corresponding frequency domain expression can be derived, One can see that the maximum ratio is less than 124 and the value of K atreds the output noise power only in a very limited range if only the external noise is considered
The noise generated in the VCDL can be represented as N(n) shown in Fig. 1 . A s m e the input noise is zero (x(n)=O), and the noise transfer h t i o n with respect to N(n) can te deriwd with Ihe similar method as above and thus its frequency domain expression can be obtained as, 
DLL FREQUENCY SYNTHESIZERS
Based on the theoretical analysis, a DLL-based fiequency synthesizer can be built by combining multiple-phase signals produced by a multiple-stage VCDL as shown in Fig. 5 . Each delay stage generates a And the Fourier transform of the synthesizer output is, Where rn is an integer. Obviously the output freqwncy is N times the reference fiequency. However, in a real circuit, Equation (9) is not always true and the some spurs appear in the output spectrum.
To illustrate how the spur is produced, firstly assume the VCDL is ideal and only in-lock error caused by the feedback loop exists, so the total delay of those delay stages is T,,, + A T instead of T,#, and Equation (9) 
IV. IN-LOCK ERROR REDUCTION
In ideal c m *ere the in-lock erra is zero, the edges of the delayed signal from VCDL should coincide with the edges of the reference signal or the phase shift is exactly ZZ . This is done b y the feedback loop consisting of a phase conparator and a charge p u q . So any mismatch inside the two components will result in s o w in-lock error. Most phase detectors reported in the literature are designed for PLL zpplications, where a constant in-lock error has no effect on the loop operation as long as it is within a reasonable range. However, as analyzed previously, this is not true in the case of the DLL.
To reduce the in-lock effectively, the phase c m p a r a t a and charge pump shculd be redesigned so that the From P D - Fig. 7 Conventional Charge pump mismatch cculd be minimized. Fig. I show the pmciple of a conventional charge pump (a), which ncmmlly w a k s with a tri-state phase detecta, whose outputs (UP, ON) are two pulses with the width darerence caresponding to the phase emu between its twoinpuis. In the charge pump, two currents controlled by UP and DN respectively charge a discharge a filter capacitor. To overcom the dead zone prcblem, UP and DN should have a certain minimum width even h e n the phase error of its twoinputs is zero.
This structure suEers fian current mismatch ( I . and Id), the pulse width variation when inverted to drive PMOS f~ansistor, large control voltage glitches and charge sharing problems. Most of them result in the in-lock error directly a in-directly.
A redesigned charge-pump phase canparata is shown in Fig. 8 . This charge pump phase canparator uses a new VI. CONCLUSION This paper first analyzed the noise performance of the DLL, and then the operating principle of a DLL-based frequency synthesizer is analyzed and the relation of the output spur power level to the in-lock error is explored, followed by a discussion of a technique to reduce the in-lock error. The reduction technique is verified by the measurement results taken from a working frequency synthesizer chip with the reference signal coming from an RF generator.
